High Heaton
Misterton
Stoke Bishop
Snaith
Beacon Park
Cross Inn
Gipsyville
Headstone, Greater London
Week
Mockbeggar
North Seaton
Gretna Green
Herne Hill
East Parley
Halkyn, Flintshire
Bearsden
Pembroke
Berkhamsted, Hertfordshire
Studley
Inverkeithing, Fife

Physical Design Engineer

Link copiado!
Location Cambridge
Job type Temporal
Publication date 22 January 2026
1 people applied for this job

General Description

Physical Design Engineer – Cambridge

Hit Apply below to send your application for consideration Ensure that your CV is up to date, and that you have read the job specs first.

A major global technology company developing advanced compute and connectivity solutions, is looking to strengthen its UK hardware team with an experienced Physical Design Engineer. This position is based in Cambridge and requires full onsite presence. You will be joining a well-established physical implementation group working on complex, high-frequency CPU and compute-related IP.

As a Physical Design Engineer, you will participate in full-chip and block-level implementation activities across advanced process nodes

Responsibilities would include

  • Own or contribute to physical implementation tasks such as synthesis, floorplanning, place-and-route, clock tree, timing closure and physical verification.
  • Analyse timing, congestion, IR drop and power to guide design improvements.
  • Work with cross-functional teams to refine specifications and resolve design or methodology issues.
  • Develop or enhance scripts, flows and automation to improve physical design efficiency.
  • Support design reviews and provide clear technical documentation on implementation decisions and results.
  • Participate in pre-silicon and post-silicon activities depending on project needs.

Preferred Experience

  • A degree (BSc/MSc/PhD) in Engineering, Computer Science or a related discipline.
  • Prior experience in ASIC/digital physical design, timing closure, or similar implementation roles.
  • Equivalent industry experience will also be considered.
  • Solid background in physical implementation for complex ASIC or CPU-class designs.
  • Experience with industry PnR, STA and physical verification tools (e.g. Synopsys/Cadence).
  • Understanding of constraints, timing signoff methodology and advanced-node challenges.
  • Familiarity with scripting (Python, Perl, Tcl, etc.) to support automation. xwzovoh
  • Experience collaborating with global, multi-disciplinary design teams.

Email –

Tel –

LinkedIn –

Verification

Verified company

The company details and address have been verified.